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Outline
● Project objectives and motivation
● Process flow of MOS capacitor fabrication
● Experimental Results and I-V characteristics




● Investigate material properties of aluminum oxide (Al2O3) for use as dielectric
● Characterize aluminum and molybdenum as gate metals for MOS capacitor
fabrication
● Goal is to use analysis to scale Al2O3 for use in transistor fabrication with
silicon
● Different metals offer varying work functions and impact gate control for
transistor
3
Motivation for MOS Capacitors 
● Silicon-based CMOS technology dominates semiconductor industry due to scalability 
and incorporation of tried and tested SiO2 as dielectric
● Why SiO2
○ High breakdown electric field (> 10MV/cm) - great for short-channel devices and 
controlling field
○ Large melting point (1,710°C) helps with drain/source implants as both a mask 
and subsequent processing (RTP anneal)
● Planar scaling of traditional CMOS technology becoming exponentially more difficult 
● Compound substrates and stoichiometric channel devices can achieve similar 




● Step 1:  6-inch diameter silicon substrate degeneratively doped (n+) with 
Phosphorus (1015 cm-3)
● Step 2: Deposit Al2O3 using ALD 
○ Precursors: Trimethylaluminium (TMA) and water - purge gas is N2
○ Two thicknesses targeted - 15nm and 20nm 
○ 200°C inner and outer ring deposition temperatures with 150 purge cycles for 15nm target
○ 200°C inner and outer ring deposition temperatures with 200 purge cycles for 20nm target
● Step 3: Static DC Sputter deposit gate metal - aluminum or molybdenum
● Step 4: Coat FujiFilm HPR 504 positive photoresist on SVG Wafer Track 
Process Flow - (Continued)
● Step 5: Expose resist on GCA Stepper (g-line) and develop using CD 26 TMAH
developer on SVG Wafer Track
● Step 6: Etch patterned metal
○ For aluminum, wet bath uses Fuji 16:1:1:2 (Mixture of Nitric Acid, Acetic Acid, Phosphoric Acid
and water)
○ For molybdenum, use sulfur hexafluoride (SF6) on Drytek Quad
● Step 7: Strip remaining photoresist
○ GaSonics Aura 1000 asher using oxygen plasma
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Experimental Results - Metal Uniformity and Thickness
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Sheet resistance and non-uniformity measurements of Molybdenum and 
Aluminum from static DC sputter on 2-inch glass slides. Molybdenum 
process shows higher thickness non-uniformity than aluminum. Bulk 
resistivity of aluminum is higher than molybdenum.  
Molybdenum Aluminum
Experimental Results - Al2O3 Thickness Uniformity (15nm) 
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● Ellipsometry thickness 
measurement of 15nm target 
Al2O3 film using Cauchy model 
fitted to expected refractive index 
of aluminum (used n=1.8)
● Blue dashed line shows 
near-perfect match between 
thickness targeted and thickness 
measured
● Table shows extracted thickness 
and refractive index values 
Experimental Results - Al2O3 Thickness Uniformity (20nm) 
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● Ellipsometry thickness
measurement of 20nm target
Al2O3 film using Cauchy model
fitted to expected refractive index
of aluminum (used n=1.8)
● Blue dashed line shows
near-perfect match between
thickness targeted and thickness
measured
● Table shows extracted thickness
and refractive index values
Experimental Results - Capacitance Measurements
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Hand calculations and experimental observations of capacitance and relative permittivity 
of silicon substrate MOS capacitors using aluminum as the gate metal. Dielectric 
constant and thickness depend on the deposition method, composition and 
microstructure of the material. For experimental calculations, tox = 15.642nm ± 0.105nm 
and 20.391nm ± 0.115nm. Error in die area was excluded and the area was held 
constant. 
Capacitance model for 
parallel-plate capacitor
Conclusions and Future Work
● Variance in r resulted from stoichiometry and microstructure of material
○ Non-uniformity of metals and modeling of film thickness
● Al2O3 has high band gap (9eV) and results in very conformal coat
○ Great for high aspect-ratio structures
○ DRAM supply voltages <0.5V and needs capacitance values in 10-15F range to store charge
(memory) - need tall structures
● Silicon-Germanium samples difficult to come in standard 6-inch diameter
○ Requires molecular beam epitaxy (MBE) for compound substrates
○ Dramatically increases cost per wafer - needs pieces - difficult to standardize
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Table of Relative Permittivity Values
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Overview of MBE
● Needs in-situ processing and ultra-high vacuum levels
● ALD can be done ex-situ and lower vac levels (rough vac)
● Limited throughput (1 wafer per time)
● Gets best abrupt heterojunction doping profiles of any growth technique
● Low thermal budget
● Constituents arriving @ surface (tetris model)
○ Arrive at substrate and then move in a pattern that is to minimize Gibbs Free Energy
■ Surface diffusion controlled by substrate temp
○ Nucleation of particles on surface described by Boltzman statistics
■ As nuclei coalesce into larger structures, free energy (delta G_v) released to maximize
free energy
○ To be stable nuclei, critical # of particles must have coalesced
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Growth rate model for MBE
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